Abstract-The design and realization of an ultra-low noise operational amplifier is presented. Its applications are integrated low-frequency noise measurements in electronic devices and onchip phase-noise measurement circuit. This paper discusses the SiGe:C BiCMOS 0.25 μm design improvements used for low noise applications. The proposed three-stage operational amplifier uses parallel bipolar transistor connection as input differential pair for low noise behavior. This operational amplifier provides both low noise and high gain performances. This operational amplifier has an area of only 660×250 μm 2 with an equivalent input noise floor of only 1.1 nV/ √ Hz square root at 10 kHz. The measured noise characteristics (versus total power consumption) are better than those of most operational amplifiers commonly adopted in low-frequency noise measurements. The AC gain is 83 dB and the unity gain bandwidth is 210 MHz, with a total current consumption of 18 mA at 2.5 V supply voltage.
I. INTRODUCTION
The operational amplifier is the most widely used of all linear circuits in production today, in various areas such as consumer, industrial, and scientific. The presented low noise amplifier has been designed especially for noise measurements [1] , and has been integrated in an on-chip phase-noise measurement circuit as shown in Fig. 1 . In fact, many high precision instruments such as instrument amplifier require a very high open loop gain and ultra low input noise to achieve the required signal to noise ratio. In these instrumentation applications, the amplifier input noise voltage is the most important parameter. Several operational amplifiers are available with noise voltages below 3 nV/ √ Hz [2] and a few are available with noise voltage in the range of 2 nV/ √ Hz [3] . The input stage must have low noise behaviour with both high voltage gain and a high common-mode rejection ratio. As a result, external parasitic signals are rejected since they are seen common mode. The second stage exhibits a high gain G 1 and includes a local compensation capacitor C c [4] .
The motivation of this paper is to minimize noise in operational amplifier by appropriately choosing a topology together with components parameters. In section II of this paper, noise considerations are discussed and the operational amplifier design is proposed. Finally, section III is dedicated to the measurements performed on the realized circuit.
II. NOISE ANALYSIS AND LOW NOISE OPAMP DESIGN
In the design of low noise operational amplifiers, the inherent limitations of monolithic devices impose severe restrictions on possible design approaches: the most significant design restriction is the input referred voltage noise floor. This noise can be calculated using the following expression (1), where k is the Boltzmann constant, r b the base resistor, r e the emitter resistor, I b the base current and T the temperature [5] , [6] . This expression is valid to describe the voltage noise floor at the bipolar transistor input:
Operational amplifier design for baseband analog circuits has achieved higher voltage gain, better input noise and input offset performances with bipolar transistors than with CMOS transistors at identical bias current. Indeed, bipolar transistors have a much larger transconductance and a smaller flicker noise than MOSFET. This operational amplifier has been fabricated in a BiCMOS SiGe:C 0.25 μm process with a specific careful design on the input stage as it is the main contributor for the total noise.
Bipolar transistor noise at low frequency (approximately from 10 Hz to 10 kHz) is mainly due to Flicker noise, also called 1/f noise. It is caused mainly by traps (contamination or crystal defects) at the emitter silicon interface. These traps capture and release carriers in a random fashion and give rise to a noise signal with a 1/f dependence [7] . This noise is detected on the base current I b and can be measured trough a power spectral density S iB [6] .
A simplified schematic of our operational amplifier is shown on fig. 3 with the stages previously mentioned. increasing area, and thus, the bipolar parallel connection reduces the total base resistance (r b ), which improves the noise performances, as shown in equation (1) . An increase of emitter area involves an increase of current consumption (to work at same current density) by enlarging the current source. A second stage, a gain stage, is realized with a NPN current mirror Q 5 , Q 6 . This current mirror could have been a PNP mirror as the load of the differential pairs in the first stage, but as we replace it with the less noisy resistors R C1 and R C2 , it is now used in the second stage. Also, a cascode-like structure is used with further common base Q 3 and Q 4 PNP transistors, which improves gain of this second stage as well as reverse isolation with previous stage. As in the first stage, the transistors have been duplicated as shown in Fig. 7 , to minimise the noise behaviour. Fig. 3 also shows a capacitor C c that ensures sufficient phase and gain margins for the close-looped stability by splitting dominant pole locations. The output and third stage of this operational amplifier provides impedance matching by presenting high input impedance to the previous stage and low output impedance to the load, and uses two common collectors to avoid crossover distorsion. To avoid degrading high frequency performance, the output stage is designed to have low input capacitance and wide bandwidth.
III. CIRCUIT IMPLEMENTATION AND MEASUREMENTS
The proposed ultra-low noise operational amplifier has been implemented in STMicroelectronics 0.25 μm BiCMOS SiGe:C process that provides HBT with a transition frequency of about 70 GHz.
The amplifier has been integrated in the closed-loop configuration presented in Fig. 3 , thus no open-loop measurement results are available. We will show measured closed-loop and simulated open-loop characteristics. As shown in Fig. 8 , the unity gain bandwidth (UGB) of this operational amplifier is 210 MHz with 51 degrees phase margin. The AC open-loop gain is 83 dB. The closed-loop performances are given in Fig. 9 . The Fig. 10 shows the measured input voltage noise performances: e n = 1.7 nV/ √ Hz @1 kHz, a very low input voltage noise floor of 1.1 nV/ √ Hz @10 kHz, and the 1/f corner frequency of about 7 kHz. These measurements have been performed on a noise measurement setup with a detection noise floor of 0.6 nV/ √ Hz @ 1 kHz, available at LAAS facilities. Fig. 11 is taken from [3] and The presented work is following the general trend high lighted by this graph, while reporting the lowest equivalent input noise versus power consumption presented so far by integrated amplifiers. To evaluate the linearity, the second order harmonic amplitude is simulated to be at about −56 dBc with 100 kHz input frequency, and measured to be at −50 dBc (Fig. 12) . The 3 rd order harmonic is situated in the measurement set-up noise floor.
The die microphotograph is shown in Fig. 13 . The chip size (without probe PADs) is 660×250 μm 2 . Its DC consumption is 45 mW and operates from a 2.5 V supply. Table I compares the presented work with best-in-class instrumentation amplifiers recently published.
IV. CONCLUSION
An ultra-low noise operational amplifier using a optimized design in a 0.25 μm BiCMOS SiGe:C process has been presented in this study. The fabricated compact operational amplifier has a area of only 660×250 μm 2 with a equivalent input noise floor near to only 1.1 nV/ √ Hz @10 kHz. The measured noise characteristics are better than most of state-of-theart baseband amplifier commonly adopted in low-frequency noise measurements. The input referred voltage noise versus This amplifier is well suited for low noise applications involving high speed circuits which can be integrated on the same wafer, such as an on-chip phase-noise measurement circuit or an microwave power sensor.
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